Cost-Effective Hardware Realization of Chaotic Systems via High-Performance STM32 DAC Interface
Pdf File

Keywords

Nonlinear dynamics
Chaotic systems
STM32 microcontroller
Hardware realization
Interface

How to Cite

Cost-Effective Hardware Realization of Chaotic Systems via High-Performance STM32 DAC Interface. (2026). Chaos and Fractals, 3(1), 16-20. https://doi.org/10.69882/adba.chf.2026013

Abstract

Chaotic systems play a crucial role in information security, cryptography, and secure communication systems due to their extreme sensitivity to initial conditions and inherent unpredictability. In this study, the dynamic behavior of the Scaled Zhongtang (SZ) chaotic system, which exhibits rich dynamical characteristics, is analyzed, and a low-cost, high-precision embedded system implementation using the STM32F429 microcontroller is presented. Within the scope of the study, the complexity of the SZ chaotic system is first validated through time series analysis, phase portraits, Lyapunov spectrum, and bifurcation analyses. Following the numerical analyses, the chaotic differential equation set is solved on the embedded system using the fourth-order Runge-Kutta (RK4) algorithm. The obtained chaotic data are converted into analog signals via the microcontroller’s internal 12-bit Digital-to-Analog Converter (DAC) without the need for an external hardware interface. The system performance is evaluated by comparing experimental data acquired from an oscilloscope with MATLAB simulation results. The comparison results demonstrate that the STM32-based implementation exhibits high consistency with theoretical models. This study proposes a flexible and cost-effective alternative for industrial applications of chaotic systems, addressing the stability issues of analog circuits and the high costs of FPGA-based systems.

Pdf File

References

Alçın, M. et al., 2016. Hardware design and implementation of a novel ANN-based chaotic generator in FPGA. Optik, 127(13): 5500–5505.

Azzaz, M. S. et al., 2013. A new auto-switched chaotic system and its FPGA implementation. Communications in Nonlinear Science and Numerical Simulation, 18(7): 1792–1804.

Chen, S. et al., 2017. Design and FPGA-based realization of a chaotic secure video communication system. IEEE Trans. Circuits Syst. Video Technol., 28(9): 2359–2371.

Cheng, X. et al., 2023. A new hyperchaotic system with dynamical analysis and its application in image encryption based on STM32.

Cheng, X. et al., 2024. Dynamic analysis of a novel hyperchaotic system based on STM32 and application in image encryption. Scientific Reports, 14(1): 20452.

Coşkun, S. et al., 2019. A new computer-controlled platform for ADC-based true random number generator and its applications. Turk. J. Electr. Eng. Comput. Sci., 27(2): 847–860.

Çavuşoğlu, Ü. et al., 2016. A novel chaos-based encryption algorithm over TCP data packet for secure communication. Security and Communication Networks, 9(11): 1285–1296.

Çavuşoğlu, Ü. et al., 2017. A novel approach for strong S-Box generation algorithm design based on chaotic scaled Zhongtang system. Nonlinear Dynamics, 87(2): 1081–1094.

Dabal, P. and R. Pelka, 2011. A chaos-based pseudo-random bit generator implemented in FPGA device. Proc. IEEE DDECS, pp. 151–154.

Emin, B. and M. Yaz, 2024. Digital implementation of chaotic systems using Nvidia Jetson AGX Orin and custom DAC converter. Chaos and Fractals, 1(1): 38–41.

Fu, S. et al., 2023. Dynamics, circuit design, feedback control of a new hyperchaotic system and its application in audio encryption. Scientific Reports, 13(1): 19385.

García-Guerrero, E. E. et al., 2020. Randomness improvement of chaotic maps for image encryption in a wireless communication scheme using PIC-microcontroller via Zigbee channels. Chaos, Solitons & Fractals, 133: 109646.

Hua, Z. et al., 2018. Sine chaotification model for enhancing chaos and its hardware implementation. IEEE Trans. Ind. Electron., 66(2): 1273–1284.

Kifouche, A. et al., 2022. Design and implementation of a new lightweight chaos-based cryptosystem to secure IoT communications. Int. J. Inf. Security, 21(6): 1247–1262.

Koyuncu, İ. et al., 2014. Implementation of FPGA-based real time novel chaotic oscillator. Nonlinear Dynamics, 77(1): 49–59.

Koyuncu, İ. et al., 2017. The design and realization of a new high speed FPGA-based chaotic true random number generator. Computers & Electrical Engineering, 58: 203–214.

Koyuncu, İ. et al., 2020. Design, FPGA implementation and statistical analysis of chaos-ring based dual entropy core true random number generator. Analog Integrated Circuits Signal Process., 102(2): 445–456.

Köse, E. and A. Mühürcü, 2017. Realization of a digital chaotic oscillator by using a low cost microcontroller. Engineering Review, 37(3): 341–348.

Li, Y. et al., 2024. A memristive chaotic map with only one bifurcation parameter. Nonlinear Dynamics, 112(5): 3869–3886.

Méndez-Ramírez, R. et al., 2017. A New Simple Chaotic Lorenz-Type System and Its Digital Realization Using a TFT Touch-Screen Display Embedded System. Complexity, 2017: 6820492.

Méndez-Ramírez, R. D. et al., 2021. A new 4D hyperchaotic system and its analog and digital implementation. Electronics, 10(15): 1793.

Merah, L. et al., 2013. A pseudo random number generator based on the chaotic system of Chua’s circuit, and its real time FPGA implementation. Applied Mathematical Sciences, 7(55): 2719–2734.

Merah, L. et al., 2021. Real-time implementation of a chaos based cryptosystem on low-cost hardware. Iranian Journal of Science and Technology, Transactions of Electrical Engineering, 45(4): 1127–1150.

Pehlivan, İ., 2011. Four-scroll stellate new chaotic system. Optoelectron. Adv. Mater. Rapid Commun., 5(9).

Pehlivan, İ., 2007. Yeni kaotik sistemler: elektronik devre gerçeklemeleri, senkronizasyon ve güvenli haberleşme uygulamaları. PhD Thesis, Sakarya Üniversitesi, Turkey.

Pehlivan, İ. et al., 2019. A multiscroll chaotic attractor and its electronic circuit implementation. Chaos Theory and Applications, 1(1): 29–37.

Sang, H. et al., 2025. Dynamic Analysis of a Novel Chaotic Map Based on a Non-Locally Active Memristor and a Locally Active Memristor and Its STM32 Implementation. Electronics, 14(17): 3374.

ST, STM32F429 Datasheet. Technical Datasheet.

Stanciu, M. and O. Datcu, 2012. Atmel AVR microcontroller implementation of a new enciphering algorithm based on a chaotic Generalized Hénon Map. Proc. 9th Int. Conf. on Communications (COMM), pp. 319–322.

Sunca, K. Y. et al., 2023. Numerical Investigation and Comparative Analog Realization of the Sprott 94 F Chaotic System using Op-Amp and CCII Architectures. Chaos Theory and Applications, 7(3): 197–206.

Vaidyanathan, S. et al., 2021. A 5-D multi-stable hyperchaotic two-disk dynamo system with no equilibrium point: Circuit design, FPGA realization and applications. IEEE Access, 9: 81352–81369.

Zapateiro de la Hoz, M. et al., 2015. An Experimental Realization of a Chaos-Based Secure Communication Using Arduino Microcontrollers. Scientific World Journal, 2015: 123080.

Creative Commons License

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.