Keywords
Chaotic oscillators
FPGA
Maximum operating frequency
Numerical methods
How to Cite
Abstract
Chaotic systems are highly sensitive to initial conditions, where even minute changes can result in vastly different outcomes. The non-linear nature of chaotic systems prevents them from reaching a stable state, instead exhibiting continuous change. This inherent unpredictability makes chaotic systems particularly valuable in fields such as cryptography, random number generation, and secure communications, where the need for complex and difficult-to-predict patterns is crucial. FPGA chips allow for hardware-level customization, enabling the optimization of chaotic systems for specific tasks. Implementing chaotic oscillators and systems on FPGA platforms facilitates efficient solutions for security-related applications, including encryption, pseudorandom number generation, and secure communication protocols. Additionally, the high-speed performance, low power consumption, and parallel processing capabilities of FPGAs make them ideal for implementing chaotic systems in industrial and commercial applications, where efficiency and security are paramount. One of the most basic structures used in real time chaos-based applications is chaotic oscillators. In this study, FPGA based chaotic oscillators presented in the literature have been examined according to important parameters such as maximum operating frequency of the designed system, chaotic oscillator type, application area and numerical methods used for designs and the results have been discussed.
References
Alcin, M., I. Koyuncu, M. Tuna, M. Varan, and I. Pehlivan, 2019. A novel high speed artificial neural network–based chaotic true random number generator on field programmable gate array. International Journal of Circuit Theory and Applications 47: 365–378.
Alcin, M., I. Pehlivan, and I. Koyuncu, 2016. Hardware design and implementation of a novel ANN-based chaotic generator in FPGA. Optik 127: 5500–5505.
Amdouni, R., M. Gafsi, and N. Abbassi, 2023. Robust hardware implementation of a block-cipher scheme based on chaos and biological algebraic operations. Multimedia Tools and Applications 82: 37097–37130.
Anees, A. and I. H., 2018. A novel method to identify initial values of chaotic maps in cybersecurity. MDPI.
Barakat, M. L. and A. S., 2013. Hardware stream cipher with controllable chaos generator for colour image encryption. IETL.
Bezerra, J. I. M., G. Machado, and R. I. Soares, 2025a. FPGA implementation of low cost and low power chaotic encryption scheme based on a discrete-space chaotic map. Multimedia Tools and Applications.
Bezerra, J. I. M., G. Machado, R. I. Soares, V. V. de Almeida Camargo, and A. Molter, 2025b. FPGA implementation of low cost and low power chaotic encryption scheme based on a discrete-space chaotic map. Multimedia Tools and Applications pp. 1–22.
Bonny, T., F. AlMutairi, and W. A. Nassan, 2024. A novel clock-glitch-attack-proof image encryption algorithm implemented on FPGA. Multimedia Tools and Applications 83: 18881–18906.
Capligns, F., R. Babajans, D. Cirjulina, D. Kolosovs, and A. Litvinenko, 2025. Frequency-modulated antipodal chaos shift keying chaotic communication on field program gate array: Prototype design and performance insights. Applied Sciences 15: 1156.
Emin, B. and M. Yaz, 2023. Digital implementation of chaotic systems using NVIDIA Jetson AGX Orin and custom DAC converter. Unpublished.
Gabr, M. K., 2023. Image encryption based on base-n PRNGs key application and parallel base-n S-boxes. The German University, Cairo.
Gafsi, M., M. A. Hajjaji, and J. Malek, 2023. FPGA hardware acceleration of an improved chaos-based cryptosystem for real-time image encryption and decryption. Journal of Ambient Intelligence and Humanized Computing 14: 7001–7022.
Gonzalez, J. A. G., J. de Jesus Rangel-Magdaleno, and J. M. Munoz-Pacheco, 2025. FPGA implementation of a multi-PRNG based on a multiscroll chaotic Hopfield neural network. IEEE Transactions on Industrial Informatics.
Guillén-Fernández, O., E. Tlelo-Cuautle, L. G. de la Fraga, Y. Sandoval-Ibarra, and J.-C. Nuñez-Perez, 2022. An image encryption scheme synchronizing optimized chaotic systems implemented on Raspberry Pis. Mathematics 10: 1907.
Hagras, E. A. A. and M. Saber, 2020. Low power and high-speed FPGA implementation for 4D memristor chaotic system for image encryption. Multimedia Tools and Applications 79: 23203–23222.
Huang, Z. and W. D., 2014. Similarity measure between patient traces for clinical pathway analysis: Problem, method, and applications. IEEE Journal of Biomedical and Health Informatics pp. 4–14.
Kemdoum, F. N., J. R. M. Pone, M. Bajaj, S. R. D. Naoussi, G. P. A. Kuete, et al., 2024. FPGA-based implementation of a perturbed Chen oscillator for secure embedded cryptosystems. Scientific Reports 14: 21262.
Koyuncu, I., M. Alcin, M. Tuna, I. Pehlivan, M. Varan, et al., 2019. Real-time high-speed 5D hyperchaotic Lorenz system on FPGA. International Journal of Computer Applications in Technology 61: 152–165.
Koyuncu, I., M. Tuna, I. Pehlivan, C. B. Fidan, and M. Alçın, 2020. Design, FPGA implementation, and statistical analysis of chaos-ring-based dual entropy core true random number generator. Analog Integrated Circuits and Signal Processing 102: 445–456.
Li, S. Y., G. Y. Wu, J. Y. Sun, P. F. Yan, and H. Zhang, 2025. Novel 3D-PCHCS design and application on ophthalmic medical image copyright protection with FPGA implementation. Journal of Real-Time Image Processing 22: 1–15.
Litvinenko, A., 2017a. Use of Chaotic Sequences for Data Transmission System. Ph.D. thesis, Riga Technical University.
Litvinenko, A., 2017b. Use of Chaotic Sequences for Data Transmission Systems. Ph.D. thesis, Riga Technical University, Faculty of Electronics and Telecommunications, Institute of Radioelectronics.
Litvinenko, A. and A. A., 2019. Advanced chaos shift keying based on a modified Chua’s circuit. In 2019 IEEE Microwave Theory and Techniques in Wireless Communications (MTTW), pp. 17–22.
Rodríguez-Muñoz, J. D., J. D. Tavizón-Aldama, and E. Tlelo-Cuautle, 2024. Experimental observation of chaotic attractors from the FPGA implementation of 3D chaotic systems. IETE Journal of Education 65: 6–14.
Sambas, A., M. Miroslav, S. Vaidyanathan, B. Ovilla-Martínez, E. Tlelo-Cuautle, et al., 2024a. A new hyperjerk system with a half line equilibrium: Multistability, period doubling reversals, antimonotonicity, electronic circuit, FPGA design, and an application to image encryption. IEEE Access 12: 9177–9194.
Sambas, A., S. Vaidyanathan, X. Zhang, I. Koyuncu, T. Bonny, et al., 2022. A novel 3D chaotic system with line equilibrium: Multistability, integral sliding mode control, electronic circuit, FPGA implementation, and its image encryption. IEEE Access 10: 68057–68074.
Sambas, A., X. Zhang, and I. A. R. Moghrabi, 2024b. ANN-based chaotic PRNG in the novel jerk chaotic system and its application for image encryption via 2D Hilbert curve. Scientific Reports 14: 29602.
Tanyıldızı, E. and T. C., 2017. Kaotik haritalı balina optimizasyon algoritmaları. Science and Engineering Journal of Fırat University pp. 307–317.
Tasdemir, M. F., A. Litvinenko, I. Koyuncu, and F. Capligins, 2024. Performance evaluation of FPGA-based design of modified Chua oscillator. Chaos Theory and Applications 6: 249–256.
Tasdemir, M. F., I. Koyuncu, E. Coşgun, and F. Katırcıoglu, 2020. Real-time fast corner detection algorithm-based image processing application on FPGA. In International Asian Congress on Contemporary Sciences-III, pp. 1–6, IKSAD Publishing.
Tuna, M., M. Alcin, I. Koyuncu, C. B. Fidan, and I. Pehlivan, 2019. High speed FPGA-based chaotic oscillator design. Microprocessors and Microsystems 66: 72–80.
Vasyuta, K., F. Zots, and I. Zakharchenko, 2019. Building the air defense covert information and measuring system based on orthogonal chaotic signals. Peer-Reviewed Open Access Scientific Journal pp. 33–43.
Wang, H., D. Zhan, X. Wu, and S. He, 2022. Dynamics of a fractional-order Colpitts oscillator and its FPGA implementation. The European Physical Journal Special Topics 231: 2467–2476.
Xilinx, 2017a. SDAccel documentation. https://www.xilinx.com/htmldocs/xilinx2017_4/sdaccel_doc/odz1504034293215.html.
Xilinx, 2017b. Xilinx Virtex-6 ML605 development board. https://www.xilinx.com/products/boards-and-kits/ek-v6-ml605-g.html.
Yu, F., W. Zhang, X. Xiao, W. Yao, S. Cai, et al., 2023a. Dynamic analysis and FPGA implementation of a new, simple 5D memristive hyperchaotic Sprott-C system. Mathematics 11: 701.
Yu, F., W. Zhang, X. Xiao, W. Yao, S. Cai, et al., 2023b. Dynamic analysis and FPGA implementation of a new, simple 5D memristive hyperchaotic Sprott-C system. Mathematics.
Zhang, L. and Y. Z., 2009. Floating-point to fixed-point transformation using extreme value theory. In Eighth IEEE/ACIS International Conference on Computer and Information Science, pp. 271–276.
Zourmba, K., J. Y. Effa, C. Fischer, J. D. Rodríguez-Muñoz, M. F. Moreno-Lopez, et al., 2025. Fractional order 1D memristive time-delay chaotic system with application to image encryption and FPGA implementation. Mathematics and Computers in Simulation 227: 58–84.
Çevik, G., B. Sarıoğlu, and B. Aka, 2025. FPGA implementation of an optimized neural network for CFD acceleration. AEU-International Journal of Electronics and Communications 188: 155574.
Özkaynak, F. and A. B., 2013. Security analysis of an image encryption algorithm based on chaos and DNA encoding. IEEE.
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.